`timescale  1 ns/1 ps

module ${ip_name}_logic
(
    input   wire                csi_clk,
    input   wire                rsi_reset_n,

);

endmodule
